Deep Neural Networks (DNNs) are inherently computation-intensive and also power-hungry. Hardware accelerators such as Field Programmable Gate Arrays (FPGAs) are a promising solution that can satisfy these requirements for both embedded and High-Performance Computing (HPC) systems. In FPGAs, as well as CPUs and GPUs, aggressive voltage scaling below the nominal level is an effective technique for power dissipation minimization. Unfortunately, bit-flip faults start to appear as the voltage is scaled down closer to the transistor threshold due to timing issues, thus creating a resilience issue.
I. INTRODUCTION
Hardware accelerators are designed to perform required computations in a specific application efficiently [1] - [6] . Deep Neural Networks (DNNs) need a huge amount of computations, which categorizes them as power-and energy-hungry applications. Using hardware accelerators is a promising solution to answer this requirement. Recently, many accelerators based on Graphics Processing Units (GPUs) [7] , Field Programmable Gate Arrays (FPGAs) [8] - [11] , and Application Specific Integrated Circuits (ASICs) [12] , [13] have been proposed for various DNNs. Among them, FPGAs have unique features, which makes them increasingly popular, thanks to their massively parallel architecture, reconfiguration capability, dataflow execution model, and the recent advances on the High-Level Synthesis (HLS) tools. However, the power consumption of FPGAs is still a key concern, especially comparing against equivalent ASICs, and FPGAs can be at least an order of magnitude less energy-efficient than ASIC designs [14] . To mitigate this gap, aggressive voltage underscaling is an effective solution [15] , [16] , by considering the quadratic saving in dynamic power and exponential saving in static power [17] ; aggressive voltage underscaling can be described as decreasing the supply voltage of either whole or some components of a circuit below the nominal voltage which is set by the vendor. However, some reliability issues might appear as a result of the circuit delay increase. These timing issues may cause some faults; therefore, the circuit can produce the wrong results. Generally mitigating these effects is done by hardware design changes [18] , [19] or by using the built-in Error Correction Code (ECC) of FPGAs [20] . These types of efforts are also carried out under research projects like LEGaTO [21] , [22] . DNN applications are inherently tolerant to some faults. This is a unique property that distinguishes DNNs as good applications to apply aggressive voltage underscaling. The reason is that no additional hardware or technique would be needed to be applied to mitigate the effects of aggressive voltage underscaling in DNN applications.
Typically, a working DNN has two phases of operation. The first phase, training, is the process of tuning the parameters of a specific network. Training is an iterative task in which sample inputs are iteratively injected into the network. Then, the predicted results of the network are evaluated by the desired results using a specific function known as loss function. After that, the loss is propagated backward for parameter tuning. This process continues until the loss of the network decreases under a threshold value. In most cases, the process of training a network is performed only once. Fig. 1 shows a high-level abstraction of one iteration in the training process in which a sample enters the network, then the loss of the network is computed and the loss propagates to the first layer through the backward path. In the second phase (known as inference), a sample is injected into the network, and the network generates an output based on the parameters that are learned in the training process. In this paper, our focus is on the training phase of neural networks as it is more energy-hungry than the inference phase, and reducing the power consumption by voltage underscaling can be directly translated to lower energy consumption. The effect of the faults is mainly investigated in the inference phase of DNNs in hardware, software, embedded, and HPC platforms [23] . There are some recent efforts on the training phase too [24] , [25] , but these faults are related to manufacturing defects or soft errors. However, to the best of our knowledge, no work addresses undervolting related faults of COTS hardware in the training phase of DNNs.
In this paper, we contribute by examining the resilience of DNN training by using the on-chip SRAM-based memory fault maps of real FPGA fabrics [15] . Note that SRAMs play an important role in the structure of DNN accelerators [26] . They also have a significant contribution in range of 30%-70% on the total power consumption of such DNN systems [27] , [28] . Thus, the focus of this paper is on the on-chip memories. Our experiments confirm the idea that the faults related to the aggressive voltage underscaling are masked in the training process due to the inherent fault resiliency of DNNs. The fault rate of undervolted FPGAs is less than 0.1%, and this fault rate has a negligible negative effect on the training process.
We found that with the higher fault rates of at least 25%, the DNN accuracy can be affected by 6.25% (with the same number of iterations). This gap can be filled with more training iterations. It should be mentioned that the accuracy of the network with the Hyperbolic Tangent (Tanh) activation function has been less affected by increasing the fault rate.
In a nutshell, we evaluate the resilience of DNN training in the presence of FPGA undervolting faults. More specifically, the contributions of this paper are listed below:
• The DNN training is inherently robust for undervoltingrelated faults, evaluated on the fault maps of real FPGA fabrics that are publicly available. This observation is due to the relatively low fault rate for modern FPGAs that is measured up to 0.1%. • We generate higher fault rates with uniform distribution to complete our experiments. For the LeNet-5 network, the fault rate of at least 25% can significantly affect the DNN accuracy. The rest of the paper is organized as follows. The experimental methodology is introduced in Section II. The obtained results are presented and discussed in Section III. We review the related work in Section IV and finally the paper is concluded in Section V.
II. EXPERIMENTAL METHODOLOGY
Our experiments are based on injecting undervolting-related faults into the inputs, weights, and intermediate values generated during the DNN training phase. To evaluate the resilience behavior, we compare the accuracy and loss of the faulty DNNs with the baseline without any faults. Below, we elaborate on the experimental methodology, including the fault and the DNN models, as well as the overall experimental setup.
A. Fault Model
Voltage underscaling below the minimum safe voltage level, i.e., V min , can result in timing faults. In [15] , this technique is investigated for modern FPGAs, specifically on SRAM-based on-chip memories. Reference [15] reports that the fault rate increases exponentially when the voltage is decreased below V min . At the lowest voltage level that could be practically underscaled, i.e., V crash , (almost half of the default voltage level, i.e., V nominal ), the maximum fault rate observed is less than 0.1%. Also, it has been shown that the faults show a permanent behavior for a specific device, and their location does not typically change at a fixed voltage level. The undervolting fault maps, i.e., the distribution of faults in physical locations of memories at different voltage levels below the V min , are released in [29] publicly. The undervolting fault maps are unique and per-FPGA, due to the process variation effects, demonstrated on VC707 and KC705 in [15] . More specifically, it has been explored in [15] that faults appear in [V min = 0.6V , V crash = 0.54V ] and [V min = 0.59V , V crash = 0.53V ] for a maximum of 23706 and 2274 faults for VC707 and KC705, respectively. It should be noted that in both FPGAs, the V nominal = 1V . We utilize the fault map from [29] for each FPGA that precisely illustrates the location of flipped bits in each FPGA under different underscaled voltages.
We use these publicly-available undervolting fault maps and inject them into the DNN training and monitor the accuracy. Note that the total size of the available FPGA onchip memories is limited, e.g., 4.5 MB, and 1.9 MB for VC707 and KC705, respectively. We use this memory to store inputs of the network, weights of the network, and intermediate values of computations, i.e.,, values of losses in each iteration during the training. So, memories are crucial components in implementing DNNs, and a significant fraction of the total power consumption of the whole system is related to these components. Therefore decreasing the power consumption in 
block RAMs can be directly translated to overall system power consumption reduction.
B. DNN Models
To evaluate the impact of voltage underscaling on the training of neural networks, we apply our model on two convolutional neural networks. The first DNN model is LeNet-5 [30] . As illustrated in Table I , the network has two convolutional layers, each of them followed by an average pooling (sub-sampling) layer. Then two fully-connected layers and a softmax layer are placed to generate the desired output. We use the MNIST dataset [31] to train this network. MNIST contains 60000 samples of handwritten digits to train the network and also includes 10000 samples to test the training process. each sample is a 28 × 28 gray-scale image. We train this network for classification MNIST by more than 10K iterations, and the top-1 classification accuracy achieved is 98.6% (normally, the classification accuracy reaches 99.5%, but more training iterations are needed).
The second network is a special architecture that is designed to classify images of the CIFAR-10 dataset [32] , and the details of this network are shown in Table II . The dataset contains 50000 training images with a size of 32 × 32 pixels and also 10000 test images. After more than 100K of training iterations, the top-1 classification accuracy was 85.7% (the reported accuracy is for the case with Rectified Linear Unit (Relu) Activation function).It is constructed from four convolutional layers, one sigmoid fully connected layer, and a softmax layer.
C. Overall Methodology
The overall experimental methodology is shown in Fig. 2 . As seen, we utilize the fault map of the FPGA memories for different chips and inject these faults into the inputs (pixels of input images), weights of the DNN, and all values which 
are generated in both forward and backward paths of training process based on the location of them on block RAMs. After updating the faulty weights in each iteration, we repeat the process for other iterations, where faults appear at the same location, due to the permanent behavior of the undervolting faults.
In our simulations, after iteration i, the updated weights are obtained by injecting faults to the values based on the position that values are stored in block RAMs. Weights that are obtained in iteration i are used for the next iteration of training. So in (i + 1) − th iteration, the training process of network tries to eliminate the effects of faults in previous iterations of the training. It should be mentioned that the training for all the voltages has been performed in the same iterations, and the loss function in all experiments is categorical cross-entropy.
We By writing all values in the above-mentioned order, it is possible to determine the exact position of each variable (Input, weight, intermediate value). So, it can be possible to simulate the impact of voltage underscaling on the values and also the whole network, using the fault map of FPGA presented in [29] . Fig. 4 shows the Lenet-5 network accuracy when it is used for the classification of the MNIST dataset. Fig. 4 (a) illustrates the accuracy of the network, which is simulated using the VC707 fault map, and the activation function is Relu. As can be seen in this figure, decreasing the voltage results in an increase in the fault rate, which results in a minimal and negligible decrease in the network accuracy. As illustrated in Fig. 4 (b) , the accuracy of the network, which is simulated using the VC705 fault map and Relu activation function decreases slightly. Fig. 4 (c) and (d) show the simulations when the activation functions are Tanh. As Fig. 4 shows, when the real fault maps are used for simulations, there is not much difference in the accuracy results when the activation functions for convolutional layers are either Relu or Tanh. Fig. 5 illustrates the accuracy of the classification of the CIFAR-10 dataset. We use the network that its structure is shown in Table II . When the network is simulated by the VC707 fault map, and activation function is Relu, as shown in Fig. 5 (a) , the accuracy of the network is negligibly decreased by supply voltage decrease. Fig. 5 (b) shows a similar trend for VC705 fault map and Relu activation function. The accuracy of the network is reduced when we substitute the Relu activa-tion function by Tanh. Although, as depicted in Fig. 5 (c) and (d), the trend of accuracy changes is similar to the trend of the Relu activation function in which the accuracy decreases with voltage decrease. In this case, the network with the Relu activation function is more accurate. It should be mentioned that the training for all the voltages has been performed with the same number of iterations (more than 10K iterations for MNIST and more than 100K for the CIFAR-10). Fig. 6 shows the loss values for the training of these networks for two voltages (V min and V crash ). Fig. 6 (a) illustrates the loss of the LeNet-5 network when VC707 is employed. Since the LeNet-5 network is a small network with a low number of parameters, the loss for both the voltages follows the same trend, and there is no significant difference between the loss values.
III. EXPERIMENTAL RESULTS
On the other hand, Fig. 6 (b) shows as the network parameters increase, the gap between the loss values for two different voltages reveals (the network that is used for classification of the CIFAR-10 has more parameters than LeNet-5). This gap can be interpreted as follows: The lower voltage can decrease the convergence rate of the network. In other words, if we decrease the voltage, the training process needs more iterations typically to reach a specific accuracy point. For example, Table III shows the difference between the iterations to reach the accuracy of 98% in classification of MNIST in several cases and the iterations to reach the accuracy of 80% for CIFAR-10. Table III reveals, on average, 10% additional iterations can handle the effect of these faults in the accuracy of the networks. For example, to reach 98% top-1 accuracy in MNIST, approximately 200 more iterations are required.
Reference [15] has shown that in a VC707 FPGA, by decreasing the supply voltage of block RAMs from V min to V crash , the power consumption of block RAMs is decreased by 40%; however, this reduction can lead to reliability issues and result in some faults in the content of block RAMs. Our observations show that these faults can be masked in the process of training. As previously mentioned, in modern DNNs, 30%-70% of the total power consumption of the system is related to SRAMs. By combining the two above mentioned facts, it can be inferred that aggressive voltage underscaling can decrease the total power consumption of the system by at least 10%.
The reported fault rate in real FPGA fault maps is under 0.1%. To investigate the resilience of the training process to higher fault rates, we perform an experiment in which we generate fault maps with higher fault rates. Faults are randomly distributed in the whole block RAM spaces with uniform distribution, and simulations are performed for VC707 FPGA block RAM size and Lenet-5 network. Fig. 7 (a) shows the training accuracy of LeNet-5 in two cases: In the first case, the activation functions of convolutional layers are Relu, and in the second one, the activation functions of convolutional layers are Tanh. In both cases, the accuracy remains high when the injected fault rate is lower than 25%. Then the accuracy decreases, and at a point between 30 and 40%, the accuracy curve breaks. Fig. 7 (b) shows the loss 
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values for some fault rates. As seen, the network with the Tanh activation function outperforms the one with Relu since the injected fault rate is more than 15%; the Tanh network has 1.09% better accuracy than the Relu one. The gap between these two curves extends to 4.92% when the injected fault rate increases to 30%. It can be inferred that in situations that fault rate is high, using the Tanh activation function may be helpful.
IV. RELATED WORKS
With technology scale developing, the resilience of DNNs can be significantly affected due to the fabrication process uncertainties, soft-errors, harsh and noisy environments, aggressively low-voltage operations, among others. Hence, recently, the resilience of DNNs has been studied in different abstraction levels. A vast majority of the previous works in this area belong to the DNN inference phase, including simulationbased efforts [33] - [36] and works on the real hardware [12] , [37] - [39] . The verification of the simulation-based works on the real fabric can be a crucial concern; also, the real hardware works are mostly performed on the customized ASICs, which of course, reproducing those results on the COTS systems is a crucial question. On the other hand, there are not thorough efforts on the resilience of the DNN training phase; recent works in part cover the study in this area [24] , [25] , [40] - [42] . For instance, [41] , [42] have analyzed only the fully-connected model of DNNs, [24] carried out the analysis on a customized ASIC model of the DNN, and finally, [25] performed a simulationbased study. Our paper extends the study on the resilience of the DNN training, especially by using the fault maps of lowvoltage SRAM-based on-chip memories of real FPGA fabrics.
Our experimental methodology is based on emulating the real fault maps of FPGA-based SRAM memories during the DNN training iterations. A similar approach has been considered for real DRAMs, as well [43] , [44] . Unlike the fully software-based approaches, our study is based on real fault maps, which can lead to more precise study. Also, unlike the fully hardware-based approach, our study is more facilitated and can be easily expanded for many different applications. In other words, our approach has the advantage of both full software [45] , and fully real hardware [46] resilience study approaches, similar to recent works [43] , [47] , [48] .
V. CONCLUSION
In this paper, we experimentally evaluate the effect of aggressive voltage underscaling of FPGA block RAMs on the training phase of deep neural networks. Simulation results show that the training process of deep neural networks is resilient to faults that are generated because of the reducedvoltage supply. We observed that due to the low fault rate of real FPGA fabrics of up to 0.1%, the effect of these faults on the accuracy of the network is negligible and can be compensated, on average, by 10% more iterations in training.
Furthermore, the training process is resilient to fault rate more than the fault rate of real FPGAs. Additionally, our simulations show that with injecting 25% random faults to memory, the accuracy of the LeNet-5 Network in the classification of the MNIST dataset is only 6.25% for Relu activation function, and 2.75% for Tanh activation function lower than the training with no faults (in the same number of iterations). As an ongoing work, we are going to repeat our model on real FPGAs. 
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